INTRODUCTION
A growth in generation of electrical energy and an increase of transmission and distribution networks interconnection lead to higher fault currents. Therefore, even if the development strategies of utilities are mostly focused on very short term objectives owing to the need to increase their competitiveness, there is a considerable interest in devices which are capable of limiting fault currents [1] . The superconducting Fault Current Limiter (SFCL) is an innovative device of particular interest to electricity companies since it is aimed to maintain fault current levels on electricity networks to acceptable values, i.e. within electrical component design limits. There are a large number of benefits, which could be attained from the use of this device to both network operators and producers. These benefits include ability to connect generators to plant which would otherwise need to be up-rated, increase of network flexibility and reliability due to interconnection of the network, and deferring of reinforcement costs for network operators. The use of high temperature superconductors (HTS) allows the fabrication of effective SFCL devices with different configurations [2] , [3] . In this work, we report on both simulation and electrical testing results on a 40 kVA resistive-type SFCL prototype developed in the framework of the Italian RTD Project LIMSAT. The resistive-type design for SFCL has been selected because the basic concept of a resistive SFCL is very simple and benefits from the sudden increase of the resistance from virtually zero to a finite value during the transition phase of the HTS to its non-superconducting state. Moreover, at present there is a general consensus about the potential of its scalability to SFCL devices with high rating. Short circuit testing of several HTS windings has been carried out at CESI facility to ascertain the potential of SFCL. In particular, prospective fault currents, 40 times larger than the rated current value, have been applied for 40-160ms on a LV SFCL prototype. As a result, prospective peak short circuit current up to 14kA has been effectively reduced to 300A-1000A depending on applied voltage. Time evolution of limited current, voltage across SFCL models, released energy and heating phenomena are also reported and deeply analyzed.
THE ITALIAN « RESEARCHES DEALING WITH THE SYSTEM » FUND
In Italy, after the liberalisation of the electric market a fund was created, through a levy from the electricity bills, to finance medium-long term research projects aimed to innovate the national electric systems: the Researches Dealing with the System (RdS and MgB 2 to be tested in liquid nitrogen (64K<T<77K) and liquid neon (T=27K) respectively. On the basis of the testing results on these single-phase (500V) SFCL units it will be selected the optimal design and HTS material for the 3-phase SFCL final prototype (see Fig. 1 ). The SFCL prototype has a solenoid winding design and is constituted by two HTS layers. Voltage drop across the inner and outer layer as well as from the whole winding have been measured during the electrical tests. Pt100-type temperature sensors have been positioned on the cylindrical support and at different positions along the outer HTS layer to study and monitor the thermal heating and cooling mechanisms of the SFCL winding during the shortcircuit electrical tests. The SFCL prototype has been placed in a cryostat and cooled by a Stirling machine with 1kW cooling power at 77K, about 700W at 65K, that can easily sub-cool the liquid nitrogen (LN) bath near to its freezing point. The top flange of the cryostat allows the feed trough of the current leads for powering of the SFCL, of all instrumentation wiring and is equipped with a pressure gauge and a safety valve. The normal operating pressure inside the cryostat ranges between 176mBar and 1Bar and can safely be operated up to 3Bara.
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Electrical Circuit and Testing Procedure
The short-circuit testing of the SFCL prototype has been carried out at the MP1 laboratory of CESI. Fig. 2 reports the simplified scheme of the employed electrical circuit where R LINE , L LINE and R LOAD , L LOAD are the line and the load impedance-components respectively. Suitably changing these components and the transformer turn ratio, the test voltage has been varied between 80V rms and 500V rms , leaving the rated and short-circuit current values constant: I nom =140A (with cosφ=1), I sc =40×I nom (with cosφ sc =0.1 lagging). Shortcircuit currents have been realised with a cosφ sc =0.1 lagging in order to take into account the inductive nature of the large majority of faults on MV grids. I sc has been applied for 40-100ms on a single-phase device to evaluate its currentlimiting performance. Typical testing cycles, consisting of 60ms at I nom + 100ms at I sc + 400ms at I nom , have been repeatedly applied to the SFCL for voltages up to 440V rms . To evaluate the electric homogeneity and possible degradation of HTS material, both total (V A -V B ) and partial voltage drop (V A -V C , V D -V B ) on the two series coils were measured and analysed. 
FAULT SIMULATION ANALYSIS
For the fault simulation analysis we have used a selfdeveloped mathematical model based on a system of differential equations describing the time evolution of all relevant electrical quantities coupled with the actual temperature of the HTS winding. The physical properties of the liquid nitrogen as cryogen, in a wide pressure and temperature range, are also included in this program. Moreover, the E-J characteristics of BSCCO-2223 tapes up to high electrical fields have been implemented into the model which is thus able to predict the behaviour of HTS tapes and SFCL windings in nominal conditions (I<I c ), and also in the limiting phase for I>>I c .
As an example, Fig. 3 shows the results of fault analysis in a simulated grid portion at 3.5kV rms after a fault initiated at t=55ms, lasting for 100ms. The following input data have been used: SFCL winding (L=2km) initially at T=65K, I nom =146A rms , I sc =5840A rms and cosϕ=0.87 lagging. In particular, Fig. 3a reports the current versus time dependence during the fault event, showing the current sharing phenomenon, between silver matrix (I Ag )and BSCCO-2223 (I HTS ), which takes place in the HTS tape at currents higher than I nom . It can be noticed that the limited current (I lim ) value at the first peak is 1100A, i.e. a reduction factor I sc /I nom of about 4.9 and 5.3 p.u. (I lim /I nom) . In addition Fig. 3b shows, during the same simulated fault event, the resistance versus time dependence for the different tape components (HTS and silver matrix) and the temperature increase associated with the consequent joule heating. Fig. 4 shows the evolution of the first peak short-circuit current and HTS tape temperature values for applied phase voltages ranging from 2kV to 8kV. This figure summarizes the results obtained from numerical simulations for fault events in presence of a SFCL device initially at T=65K. The following simulation conditions have been used: rated current and power factor of 146A rms and 0.87 lagging respectively, short-circuit current (without SFCL) and power factor of 5840A rms and 0.87 lagging. It can be noticed an almost linear increasing for both the limited current and temperature values with respect to the applied voltage to the circuit. The limiting capability is steadily decreasing, however at 8kV the SFCL is still able to limit I sc by a factor 4.8. fig.3 , also this values have been obtained from numerical simulations of temporal evolution of fault events in presence of SFCL, for the same values of voltage, current, power factor, initial temperature and length of BSCCO-2223. It's important to observe that for the same applied voltage the tape heating produces an increase of resistance value of SFCL between a relative maximum and the successive one; increasing the applied voltage, the relative maximum values of resistance increase since increases, whit applied voltage, both the current value in the SFCL and the tape temperature. Fig. 6 shows the comparison between the time evolution of the measured limited current I lim in presence of the SFCL device and the prospective short-circuit current. During this test has been applied an r.m.s. voltage value of 400V rms , with power factor of rated current of 140A and 0.96 lagging respectively, power factor of steady-state short-circuit current of 0.1 lagging and initial temperature of SFCL tape of 64 K. From figure turn out as the current value in correspondence of the first negative peak be equal to -1024A with SFCL and to -14,000A without SFCL, therefore with a relationship between I SC and I lim equal to 14. In Fg. 7 shows the fault current measurements in presence of a SFCL and of the total voltage drop on the device, during a short-circuit cycle, with applied voltage of 400V rms r.m.s. value and power factor of rated current of 140A and 0.96 lagging, power factor of steady-state short-circuit current of 0.1 lagging and initial temperature of SFCL tape of 64 K. As shown in figure, before the fault, negligible voltage drop can be measured across the SFCL module (it's important since we haven't switching impulses: there aren't mechanical parts in movement, but there is the self triggering of SFCL), while after the fault, because of the heating of the tape, exists a voltage drop that 5ms after the end of fault has its first peak value of 151V: such value lessens for the cooling of the tape until 129V when are passed 125ms from the end of the fault. 
SHORT-CIRCUIT TESTING RESULTS
CONCLUSIONS
Results of simulations are very satisfactory and fully describe the behaviour of SFCL devices made by BSCCO-2223 composite tapes at nominal and limiting conditions. These results are very important for studying the behaviour and to evaluate the impact of SFCL devices on MV and HV networks and also to give useful hints to the design of practical SFCL devices. Short circuit test results on a small scale SFCL single-phase prototype showed the excellent current limiting capability of the HTS winding since it provides fault current limiting actions in the first half of cycle (t<5ms), reducing effectively short circuit currents to much smaller current amplitudes.
